View AD5541CRZ-REEL7_6945469.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

2.7 v to 5 .5 v, serial - input , voltage - output, 16 - b it dacs data sheet ad5541 / ad5542 rev. f information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specif ications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062 - 9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ? 1999 C 2012 analog devices, inc. all rights reserved. features full 16 - bit performance 3 v and 5 v single - supply operation low 0.625 mw power dissipation 1 s settling ti me unbuffered voltage output capable of driving 60 k? loads directly spi - /qspi - /microwire - compatible interface s tandards power - on reset cle ars dac output t o 0 v ( unipolar mode ) 5 kv hbm esd c lassification low glitch: 1.1 nv - sec applications digital gain and offset adjustment automatic test equipment data acquisition systems industrial process control general description the ad5541 / ad5542 are single, 16 - bit, serial input, voltage output digital - to - analog converters ( dacs ) t hat operate from a single 2.7 v to 5.5 v supply. the dac output range extends from 0 v to v ref . the dac output range extends from 0 v to v ref and is guaranteed monotonic, p roviding 1 lsb inl accuracy at 16 bits without adjustment over the full specified temperature range of ?40c to + 8 5c. offering unbuffered outputs, the ad5541/ ad55 42 achieve a 1 s settling time with low power consumption and low offset errors. providing a low noise performance of 11.8 nv/hz and low glitch, the ad5541/ ad55 42 is suitable for deployment across multiple end systems. the ad5542 can be operated in bipolar mode , which generat es a v ref output swing. the ad5542 also includes kelvin sense connecti ons for the reference and analog ground pins to reduce layout sensitivity. the ad5541/ad5542 utilize a versatile 3 - wire interface that is compatib le with spi, qspi?, microwire? and dsp interface standards. the a d5541/ad5542 are available in 8 - lead and 14- lead soic packages. functional block dia gram s 6 1 2 8 7 16-bit dac 16-bit dac l a tch seria l input regisiter v dd dgnd din ref cs sclk 3 4 5 v out agnd ad5541 contro l logic 07557-001 figure 1. ad5541 11 2 3 14 12 16-bit dac 16-bit dac l a tch seria l input regisiter v dd dgnd ldac reff cs din 6 refs 5 7 10 v out 13 inv 1 rfb agndf 4 agnds ad5542 contro l logic 07557-002 8 sclk r fb r inv figure 2. ad5542 table 1 . part no. description ad5541a / ad5542a single, 16 - bit unbuffered nano dac ? , 1 lsb inl, lfcsp ad5024 / ad5044 / ad506 4 quad 12 - /14- /16 - bit nano dac, 1 lsb inl, tssop ad5062 single, 16 - bit nano dac, 1 lsb inl, sot -23 ad5063 single, 16 - bit nano dac, 1 lsb inl, sot - 23 p roduct h i ghlights 1. single - supply operation. the ad5541 and ad5542 are fully specified and guaranteed for a single 2.7 v to 5 .5 v supply. 2. low power consumption. these parts consume typically 0.625 mw with a 5 v supply and 0.375 mv at 3 v. 3. 3 - wire serial interface. 4. un buffered output capable of driving 60 k ? loads. this reduces power consumption because there is no internal buffer to drive. 5. power - on reset circuitry.
ad5541/ad5542 data sheet rev. f | page 2 of 20 table of contents features .............................................................................................. 1 applications ....................................................................................... 1 general description ......................................................................... 1 functional block diagrams ............................................................. 1 product highlights ........................................................................... 1 revision history ............................................................................... 2 specifications ..................................................................................... 3 timing characteristics ................................................................ 4 absolute maximum ratings ............................................................ 5 esd caution .................................................................................. 5 pin configurations and function descriptions ........................... 6 typical p erformance characteristics ............................................. 7 terminology .................................................................................... 10 theory of operation ...................................................................... 11 digital - to - analog section ......................................................... 11 serial interface ............................................................................ 11 unipolar output operation ...................................................... 11 bipolar output operation ......................................................... 12 output amplifier selection ....................................................... 12 force sense amplifier selection ............................................... 12 reference and ground ............................................................... 12 power - on reset .......................................................................... 13 power supply and reference bypassing .................................. 13 microprocessor interfacing ........................................................... 14 ad5541/ad5542 to adsp - 21xx interface ............................. 14 ad5541/ad5542 to 68hc11/68l11 interface ....................... 14 ad5541/ad5542 to microwire interface ........................ 14 ad5541/ad5542 to 80c51/80l51 interface .......................... 14 applications information .............................................................. 15 optocoupler interface ................................................................ 15 decoding multiple ad5541/ad5542s .................................... 15 outline dimensions ....................................................................... 16 ordering guide .......................................................................... 17 revision history 3 /1 2 rev. e to rev. f change to figure 19 ......................................................................... 9 change s to ordering guide .......................................................... 17 3 /11 rev. d to rev. e changed +105c to +85c , general descriptio n section .......... 1 2 /1 1 rev. c to rev. d changes to features section, general description section, product highlights section ............................................................. 1 added table 1; renumbered sequentially .................................... 1 added output noise spectral density parameter and output noise parameter, table 2 .................................................................. 3 changes t o ordering guide .......................................................... 17 4 /10 rev. b to rev. c changes to general description section ...................................... 1 changes to features list .................................................................. 1 changes to product highlights ....................................................... 1 changes to table 1 ............................................................................. 3 changes to table 3 ............................................................................. 5 changes to figure 16, figure 17, and figure 19 ....................... 8, 9 changes to theory o f operations section .................................. 11 changes to microprocessor interfacing section ........................ 14 changes to outline dimensions .................................................. 16 changes to ordering guide .......................................................... 17 8 /0 8 rev. a to rev. b updated format .................................................................. universal changes to timing characteristics section ................................... 4 changes to table 3 ............................................................................. 5 updated outline dimensions ....................................................... 16 changes to ordering guide .......................................................... 17 10/99 rev. 0 to rev. a
data sheet ad5541/ad554 2 rev. f | page 3 of 20 specifications v dd = 2.7 v to 5.5 v , 2 .5 v v ref v dd , agnd = dgnd = 0 v. all specifications t a = t min to t max , unless otherwise noted. table 2 . parameter 1 min typ max unit test conditions static performance resolution 16 bits relative accuracy ( inl ) 0. 5 1.0 lsb l, c grades 0. 5 2.0 lsb b, j grades 0. 5 4.0 lsb a grade differential nonlinearity (dnl) 0. 5 1.0 lsb guaranteed monotonic 1.5 lsb j g rade gain error + 0.5 2 lsb t a = 25 c 3 lsb gain error temperature coefficient 0.1 pp m/c unipolar zero code error 0 .3 0. 7 lsb t a = 25 c 1.5 lsb unipolar zero code temperature coefficient 0.05 ppm/ c ad5542 bipolar resistor matching 1.000 ? / ? r fb /r inv , typically r fb = r inv = 28 k ? 0.0015 0.0076 % ratio error bipolar zero offset error 1 5 lsb t a = 25 c 6 lsb bipolar zero temperature coefficient 0.2 ppm/c bipolar zero code offset error 1 5 lsb t a = 25 c 6 lsb b ipolar gain error +1 5 lsb t a = 25 c 6 lsb bipolar gain temperature coefficient 0.1 ppm/c output characteristics output voltage range 0 v ref ? 1 lsb v unipolar operation ?v ref v ref ? 1 lsb v ad5542 bipolar operation output vo ltage settling time 1 s t o 1/2 lsb of fs, c l = 10 pf slew rate 17 v/s c l = 10 pf, measured from 0% to 63% digital - to - analog glitch impulse 1.1 nv - sec 1 lsb change around the major carry digital feedthrough 0.2 nv - sec all 1s loaded to dac, v ref = 2.5 v dac output impedance 6.25 k? tolerance typically 20% output noise spectral density 11.8 nv/ hz dac code = 0x8400, frequency = 1 khz output noise 0.134 v p - p 0.1 hz to 10 hz power supply rejection ratio 1.0 lsb v d d 10% dac reference input reference input range 2.0 v dd v reference input resistance 2 9 k? unipolar operation 7.5 k? ad5542, bipolar operation logic inputs input current 1 a input low voltage, v inl 0.8 v in put high voltage, v inh 2.4 v input capacitance 3 10 pf hysteresis voltage 3 0.15 v reference 3 reference ?3 db bandwidth 2.2 mhz all 1s loaded reference feedth rough 1 mv p - p all 0s loaded, v ref = 1 v p - p at 100 khz signal - to - noise ratio 92 db reference input capacitance 26 pf code 0x 0000 26 pf code 0x ffff
ad5541/ad5542 data sheet rev. f | page 4 of 20 parameter 1 min typ max unit test conditions power requirements digital inputs at rails v dd 2.7 5.5 v i dd 125 150 a power dissipation 0.625 0.825 mw 1 temperature ranges are as follows: a, b, c versions: ? 40c to +85c ; j, l versions: 0c to 70c. 2 reference input resistance is code - dependent, minimum at 0x 8555. 3 guaranteed by design, not subject to production test. t iming c haracteristics v dd = 2.7 v to 5 .5 v 10% , v ref = 2 .5 v, v i n h = 3 v and 90% of v dd , v i n l = 0 v and 10% of v dd , agnd = dgnd = 0 v; ?40c < t a < +85c, unless otherwise noted. table 3 . parameter 1 , 2 limit unit description f sclk 25 mhz m ax sclk cycle frequency t 1 40 ns min sclk c ycle t ime t 2 20 ns min sclk h igh t ime t 3 20 ns min sclk l ow t ime t 4 10 ns min cs low to sclk high setup t 5 15 ns min cs high to sclk high setup t 6 30 ns min sclk high to cs low hold time t 7 20 ns min sclk high to cs high hold time t 8 15 n s min data setup t ime t 9 4 ns min data hold time (v i n h = 90% of v dd , v i n l = 10% of v dd ) t 9 7.5 ns min data hold time (v i n h = 3v, v i n l = 0 v) t 10 30 ns min ldac pulse width t 11 30 ns min cs high to ldac low setup t 12 30 ns min cs hig h time between active periods 1 guaranteed by design and characterization. not prod uction tested 2 all input signals are specified with t r = t f = 1 ns / v and timed from a voltage level of (v inl + v inh )/2. sclk cs din db15 ldac* t 6 t 4 t 12 t 8 t 5 t 2 t 3 t 1 t 7 t 5 t 1 1 t 10 *ad5542 on l y . can be tied permanent l y low if required. 07557-003 figure 3. timing diagram
data sheet ad5541/ad5542 rev. f | page 5 of 20 absolute maximum rat ings t a = 25c , unless otherwise noted . table 4 . parameter rating v dd to agnd ? 0.3 v to +6 v digital input voltage to dgnd ? 0.3 v to v dd + 0.3 v v out to agnd ? 0.3 v to v dd + 0.3 v agnd, agndf, agnds to dgnd ? 0.3 v to +0.3 v input current to any pin except supplies 10 ma operating temperature range industrial (a, b, c version s) ? 40c to +85c commercial (j, l versions) 0c to 70c storage temperature range ? 65c to +150c maximum junction temperature (t j max) 150c package power dissipation (t j max C t a )/ ja thermal impedance , ja soic ( r -8) 149.5c/w soic (r -14) 104.5 c/w lead temperature, soldering peak temperature 1 2 60c esd 2 5 kv stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any o ther conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. esd caution 1 as per jedec standard 20. 2 hbm classification .
ad5541/ad5542 data sheet rev. f | page 6 of 20 pin configuration s and function descrip tions v out 1 agnd 2 ref 3 cs 4 v dd 8 dgnd 7 din 6 sclk 5 ad5541 t op view (not to scale) 07557-004 figure 4. ad5541 pin configuration table 5 . ad5541 p in f unction d escriptions pin no. mnemonic description 1 v out analog output voltage from the dac. 2 agnd ground reference point for analog circuitry. 3 ref voltage reference input for the dac. connect to an external 2.5 v reference. reference can range from 2 v to v dd . 4 cs logic input signal. the chip select signal is used to frame the serial data input. 5 sclk clock input. data is clocked into the input register on the rising edge of sclk. duty cycle must be between 40% and 60%. 6 din serial data input. this device accepts 16 - bit words. data is clock ed into the input register on the rising edge of sclk. 7 dgnd digital ground. ground reference for digital circuitry. 8 v dd analog supply voltage, 5 v 10%. 07557-005 rfb 1 v out 2 agndf 3 agnds 4 v dd 14 inv 13 dgnd 12 ldac 1 1 refs 5 din 10 reff 6 nc 9 cs 7 sclk 8 nc = no connect ad5542 t op view (not to scale) figure 5 . ad5542 pin configuration table 6 . ad5542 p in f unction d escriptions pin no. mnemonic description 1 rfb feedback resistor pin . in bipolar mode , connect this pin to the external op amp output. 2 v out analog output voltage from the dac. 3 agndf ground reference point fo r analog circuitry (force). 4 agnds ground reference point for analog circuitry (sense). 5 refs voltage reference input (sense) for the dac. connect to an external 2.5 v reference. reference can range from 2 v to v dd . 6 reff voltage reference i nput (force) for the dac. connect to an external 2.5 v reference. reference can range from 2 v to v dd . 7 cs logic input signal. the chip select signal is used to frame the serial data input. 8 sclk clock input . data is clocked int o the input register on the rising edge of sclk. duty cycle must be between 40% and 60%. 9 nc no connect. 10 din serial data input. this device accepts 16 - bit words. data is clocked into the input register on the rising edge of sclk. 11 ldac ldac input. when this input is taken low, the dac register is simultaneously updated with the contents of the input register. 12 dgnd digital ground. ground reference for digital circuitry. 13 inv connected to the internal scaling resistors of the dac. connect the inv pin to external op amps inverting input in bipolar mode. 14 v dd analog supply voltage, 5 v 10%.
data sheet ad5541/ad5542 rev. f | page 7 of 20 typical performance characteristics 0.50 0.25 0 ?0.25 ?0.50 ?0.75 0 8192 16384 24576 32768 40960 49152 57344 65536 code integral nonlinearity (lsb) 07557-006 v dd = 5v v ref = 2.5v figure 6. integral nonlinearity vs. code 0.25 0 ?0.25 ?0.50 ?0.75 ?1.00 ?60 ?40 ?20 0 20 40 60 80 100 120 140 temperature (c) integral nonlinearity (lsb) 07557-007 v dd = 5v v ref = 2.5v figure 7. integral nonlinearity vs. temperature 0.50 0.25 0 ?0.25 ?0.50 ?0.75 2 3 4 5 6 7 supply voltage (v) linearity error (lsb) 07557-008 v ref = 2.5v t a = 25c dn l in l figure 8. linearity error vs. supply voltage 0.50 0.25 0 ?0.25 ?0.50 0 8192 16384 24576 32768 40960 49152 57344 65536 code differential nonlinearity (lsb) 07557-009 v dd = 5v v ref = 2.5v figure 9. differential nonlinearity vs. code 0.75 0.50 0.25 0 ?0.25 ?0.50 ?60 ?40 ?20 0 20 40 60 80 100 120 140 temperature (c) differential nonlinearity (lsb) 07557-010 v dd = 5v v ref = 2.5v figure 10 . differential nonlinearity vs. temperature 0.75 0.50 0.25 0 ?0.25 ?0.50 0 1 2 3 4 5 6 reference voltage (v) linearity error (lsb) 07557-011 v dd = 5v t a = 25c dn l in l figure 11 . linearity error vs. reference voltage
ad5541/ad5542 data sheet rev. f | page 8 of 20 0 ?0.1 ?0.2 ?0.3 ?0.4 ?0.5 ?0.6 ?0.7 ?0.8 ?0.9 ?40 25 85 temperature (c) gain error (lsb) v dd = 5v v ref = 2.5v t a = 25c 08898-012 figure 12. gain error vs. temperature 132 116 118 120 122 124 126 128 130 ?40 25 85 temperature (c) supply current (a) v dd = 5v v ref = 2.5v t a = 25c 08898-013 figure 13. supply current vs. temperature 200 0 20 40 60 80 100 120 140 160 180 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 digital input voltage (v) supply current (v) 08898-014 figure 14. supply current vs. digital input voltage 0.15 ?0.15 ?0.10 ?0.05 0 0.05 0.10 ?40 25 85 temperature (c) zero-code error (lsb) v dd = 5v v ref = 2.5v t a = 25c 08898-015 figure 15. zero-code error vs. temperature 08898-016 0 0.5 1.0 1.5 2.0 0123456 supply current (a) voltage (v) reference voltage v dd = 5v supply voltage v ref = 2.5v t a = 25c figure 16. supply current vs. reference voltage or supply voltage 200 150 100 50 0 0 70,000 60,000 50,000 40,000 30,000 20,000 10,000 code (decimal) reference current (a) v dd = 5v v ref = 2.5v t a = 25c 08898-017 figure 17. reference current vs. code
data sheet ad5541/ad5542 rev. f | page 9 of 20 2s/div v ref = 2.5v v dd = 5v t a = 25c din (5v/div) v out (50mv/div) 100 10 08898-018 figure 18 . digital feedthrough volt age (v) 1.236 1.234 1.232 1.230 1.228 1.226 1.224 ?0.5 0 0.5 1.0 1.5 2.0 5 0 ?5 ?10 ?15 ?20 ?25 ?30 time (s) v out cs 07557-032 figure 19 . digital - to- analog glitch impulse 2s/div v ref = 2.5v v dd = 5v t a = 25c 200pf 10pf 50pf 100pf 100 10 cs (5v/div) v out (0.5v/div) 08898-020 figure 20 . lar ge signal settling time 07557-021 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? 0.5s/div v ref = 2.5v v dd = 5v t a = 25c 100 90 10 0% v out (1v/div) v out (50mv/div) gain = ?216 1lsb = 8.2mv figure 21 . small signal settling time
ad5541/ad5542 data sheet rev. f | page 10 of 20 terminology relative accuracy or integral nonlinearity (inl) for the dac, relative accuracy or inl is a measure of the maximum deviation, in lsbs, from a strai ght line passing through the endpoints of the dac transfer function. a typical inl v s. code plot can be seen in figure 6 . differential nonlinearity (dnl) dnl is the difference between the measured change and the ideal 1 lsb change between any two adjacent codes. a specified differential nonlinearity of 1 lsb maximum ensures mono - tonicity. figure 9 illustrates a typical dnl vs. code plot. gain error gain error is the difference between the actual and ideal analog output range, expressed as a percent of the full - scale range. it is the deviation in slope of the dac transfer characteristic from ideal. gain error temperature coefficient gain error temperature coefficient is a measure of the change in gain err or with changes in temperature. it is expressed in ppm/c. zero code error zero code error is a measure of the output error when zero code is loaded to the dac register. zero code temperature coefficient this is a measure of the change in zero code error w ith a change in temperature. it is expressed in mv/c. digital -to - analog glitch impulse digital - to - analog glitch impulse is the impulse injected into the analog output when the input code in the dac register changes state. it is normally specified as the a rea of the glitch in nv - s ec and is mea sured when the digital input code is changed by 1 lsb at the major carry transition. a plot of the digital - to - analog glitch impulse is shown in figure 19. digital feedthrough digital feedthro ugh is a measure of the impulse injected into the analog output of the dac from the digital inputs of the dac, but it is measured when the dac output is not updated. cs is held high while the clk and din signals are toggled. it is speci fied in nv - s ec and is measured with a full - scale c ode change on the data bus, that is , from all 0s to all 1s and vice versa. a typical plot of digital feedthrough is shown in figure 18. power supply rejection ratio (psrr) psrr in dicates how the output of the dac is affected by changes in the power supply voltage. power - supply rejection ratio is quoted in t erms of percent change in output per percent change in v dd for full - scale output of the dac. v dd is varied by 10%. reference f eedthrough reference feedthrough is a measure of the feedthrough from the v ref input to the dac output when the dac is loaded with all 0s. a 100 khz, 1 v p - p is applied to v ref . reference feedthrough is expressed in mv p - p.
data sheet ad5541/ad5542 rev. f | page 11 of 20 theory of operation the ad554 1/ad5542 are single, 16 - bit, serial input, voltage output dacs. they operate from a single supply ranging from 2.7 v to 5 .5 v and consume typically 125 a with a supply of 5 v. data is written to these devices in a 16 - bit word format, via a 3 - or 4 - wire serial interface. to ensure a known power - up state, these parts are designed with a power - on reset function. in unipolar mode, the output is reset to 0 v ; in bipolar mode, the ad5542 output is set to ? v ref . kelvin sense connections for the reference and an alog ground are included on the ad5542. digital - to - analog section the dac architecture consists of two matched dac sections. a simplified circuit diagram is shown in figure 22 . the dac architecture of the ad5541/ad5542 is segment ed. t he four msbs of the 16 - bit data - word are decoded to drive 15 switches, e1 to e15. each switch connects one of 15 matched resistors to either agnd or v ref . the remaining 12 bits of the data - word drive switches s0 to s11 of a 12 - bit voltage mode r - 2r la dder network. 2r . . . . . s1 . . . . . 2r s1 1 2r e1 2r . . . . . e2 . . . . . 2r 2r s0 2r e15 r r v ref v out 12-bit r-2r ladder four msbs decoded in t o 15 equa l segments 07557-022 figure 22 . dac architecture with this type of dac configuration, the output impedance is independent of code, while the input impedance seen by the reference is heavily code dependent. the output voltage is depend ent on the reference voltage , as shown in the following equation : n ref out d v v 2 = w here : d is the decimal data - word loaded to the dac register. n is the resolution of the dac. for a reference of 2.5 v, the equat ion simplifies to the following: 536 , 65 5 . 2 d v out = this gives a v out o f 1.25 v with midscale loaded and 2.5 v with full - scale loaded to the dac. the lsb size is v ref /65,536. serial interface the ad5541/ ad5542 are controlled by a versatile 3 - or 4 - wire serial interface that operates at clock rates up to 25 mhz and is compatible with spi, qspi, microwire, and dsp interface standards. the timing diagram is shown in figure 3 . input data is framed by the chip select input, cs . after a high - to - low transition on cs , data is shifted synchronously and latched into the input register on the rising edge of the serial clock, sclk. data is loaded msb first in 16 - bit words. after 16 data bits have been loaded into the serial input register , a low - to - high transition o n cs transfers the contents of the shift register to the dac. data can be loaded to the part only while cs is low. the ad5542 has an ldac function that allows the dac latch t o be updated asynchronously by bringing ldac low after cs goe s high. ldac should be maintained high while data is written to the shift register. alternatively, ldac can be tied perma - n ently low to update the dac synchronously. with ldac tied permanently low, the rising edge of cs load s the data to the dac. unipolar output oper ation these dacs are capable of driving unbuffered loads of 60 k ? . unbu ffered operation results in low supply current, typically 300 a, and a low offset error. the ad5541 provides a unipolar output swing ranging from 0 v to v ref . the ad5542 can be config ured to output both unipolar and bipolar voltages. figure 23 shows a typical unipolar output voltage circuit. the code table for this mode of operation is shown in table 7 . 07557-023 out refs* ref(reff*) dgnd agnd v dd din sclk ldac* cs ad5541/ad5542 ad820/ op196 + 0.1f 0.1f 10f unipolar output externa l o p am p 2.5v 5v seria l inter f ace *ad5542 on l y . figure 23 . unipolar output tale 7 . unipolar code tale dac latch contents msb lsb analog output 1111 1111 1111 1111 v ref (65,535/65,536) 1000 0000 0000 0000 v ref (32,768/65,536) = ? v ref 0000 0000 0000 0001 v ref (1/65,536) 0000 0000 0000 0000 0 v
ad5541/ad5542 data sheet rev. f | page 12 of 20 assuming a perfect referen ce, the unipolar worst - case output voltage can be calcula ted from the following equation: v out - uni ( ) inl v v v d zse ge ref + + + = 16 2 w here : v out ? uni is unipolar mode worst - case output . d is code loaded to dac . v ref is reference voltage applied to the part . v ge is ga in error in volts . v zse is zero scale error in volts . inl is integral nonlinearity in volts . bipolar output opera tion with the aid of an external op amp, the ad5542 can be confi - gured to provide a bipolar voltage output. a typical circuit of such operation is shown in figure 24 . the matched bipolar offset resistors , r fb and r inv , are connected to an external op amp to achieve this bipolar output swing, typically r fb = r inv = 28 k ? . tab le 8 shows the transfer function for this output operating mode. also provided on the ad5542 are a set of kelvin connections to the analog ground inputs. 07557-024 out refs reff inv r fb r inv dgnd agndf v dd din sclk ldac cs ad5541/ad5542 agnds + 0.1f 0.1f 10f unipolar output externa l op am p +2.5v +5v +5v ?5v seria l inter f ace rfb figure 24 . bipolar output (ad5542 only) ta le 8 . bipolar code tale dac latch contents msb lsb analog output 1111 1111 1111 1111 +v ref (32,767/32,768) 1000 0000 0000 0001 +v ref (1/32,768) 1000 0000 0000 0000 0 v 0111 1111 1111 1111 ? v ref (1/32,768) 00 00 0000 0000 0000 ? v ref (32,768/32,768) = ? v ref assuming a perfect reference, the worst - case bipolar output voltage can be calcula ted from the following equation: v out - bip ( ) ( ) ( ) [ ] ( ) a rd rd v rd v v ref os uni out + + + ? + + = ? 2 1 1 2 w here : v out - bip is the bipolar mode worst - case output . v out?uni is the unipolar mode worst - case output . v os is the external op amp input offset voltage. rd is the r fb and r i nv resistor matching error . a is the op amp open - loop gain . output amplifier sel ection for bipolar mode, a pre cision amplifier should b e used and supplied from a dual power supply. this provide s the v ref output. in a single - supply application, selection of a suitable op amp may be more difficult as the output swing of the amplifier does not usually include the negative rail, in this case , agnd. this can result in some degradation of the specified performance unless the application does not use codes near zero. the selected op amp needs to have a very low - offset voltage (the dac lsb is 38 v with a 2.5 v reference) to eliminate the need for output offset trims. input bias current should also be very low because the bias current , multiplied by the dac output impedance ( approximately 6 k ) , adds to the zero code error. rail - to - rail input and output performance is required. for fast settling, the slew rate of the op amp should not impede the settling time of the dac. output impedance of the dac is const ant and code - independent, but to minimize gain errors, the input impedance of the output ampl ifier should be as high as possible. the amplifier should also have a 3 db bandwidth of 1 mhz or greater. the amplifier adds another time constant to the system, hence increasing the settling time of the output. a higher 3 db amplifier bandwidth results in a shorter effective settling time of the combined dac and amplifier . force sense amplifie r selection use single - supply, low - noise amplifiers. a low - output impedance at high frequencies is preferred because the amplifiers need to be able to handle dynamic currents of up to 20 ma. reference and ground because the input impedance is code - dependent, the reference p in should be driven from a low impedance source. the ad5541 / ad5542 operate with a voltage reference ranging from 2 v to v dd . references below 2 v r esult in reduced accuracy. the full - scale output voltage of the dac is det ermined by the reference. table 7 and tab le 8 outline the analog output voltage or partic - ular digital codes. for optimum perform ance, kelvin sense connections are provided on the ad5542. if the application does not require separate force and sense lines, tie the lines close to the package to minimize voltage drops between the package leads and the internal die.
data sheet ad5541/ad5542 rev. f | page 13 of 20 power - on reset the ad5541/ad5542 have a power - on reset function to ensure that the output is at a kno wn state on power - up. on power - up, the dac register contains all 0s until the data is loaded from the serial register. however, the serial register is not cleared on power - up , so its contents are undefined. when loading data i nitially to the dac, 16 bits or more should be loaded to prevent erroneous data appearing on the output. if more than 16 bits are loaded, the last 16 are kept, and if less than 16 bits are loaded, bits re main from the previous word. if the ad5541/ad5542 need to be interfaced with data shorter than 16 bits, the data should be padded with 0s at the lsbs. power supply and ref erence bypassing for accurate high - resolution performance, it is recommended that th e reference and supply pins be bypassed with a 10 f tantalum capacitor in parallel with a 0.1 f ceramic capacitor.
ad5541/ad5542 data sheet rev. f | page 14 of 20 m icroprocessor i nterfacing microprocessor interfacing to the ad5541/ad5542 is via a serial bus that uses standard protocol that is compatible with dsp processors and microcontrollers. the communications channel requires a 3 - or 4 - wire interface consisting of a clock signal, a data signal and a synchronization si gnal. the ad5541/ad5542 require a 16 - bit data - word with data valid on the rising edge of sclk. the dac update can be done automati cally when all the data is clocked in or it can be done under control of the ldac (ad5542 only). ad5541/ad5542 to adsp - 21xx interface figure 25 shows a serial interface between the ad5541/ad5542 and the adsp - 21 xx . the adsp - 21xx should be set to operate in the sport transmit alternate framing mode. the adsp - 21xx are programmed through the sport control register and should be configured as follows: internal clock operation, active low framing, 16 - bit word length . tr ansmission is initiated by writing a word to the tx register after the sport has been enabled. as the data is clocked out on each rising edge of the serial clock, an inverter is required between the dsp and the dac, because the ad5541/ad5542 clock data in on the falling edge of the sclk. ldac** cs din sclk fo tfs dt sclk ad5541/ ad5542* adsp-21xx *additiona l pins omitted for clarit y . **ad5542 on l y . 07557-025 figure 25 . ad5541/ad5542 to adsp - 21 xx interface ad5541/ad5542 to 68h c11 /68 l11 interface figure 26 shows a serial interface between the ad5541/ad5542 and the 68hc11 /68l11 microcontroller. sck of the 68hc11 / 68l11 drives the sclk of the dac, and the mosi out put drives the serial data line serial din. the cs signal is driven from one of the port lines. the 68hc11 /68l11 is configured for master mode : mstr = 1 , cpol = 0, and cpha = 0. data appearing on the mosi output is valid on the rising edge of sck. ldac** cs din sclk pc6 pc7 mosi sck ad5541/ ad5542* 68hc 1 1/ 68l 1 1* *additiona l pins omitted for clarit y . **ad5542 on l y . 07557-026 figure 26 . ad5541/ad5542 to 68hc11/68l11 interface ad5541/ad5542 to mic rowire interface figure 27 shows a n interface between the ad5541/ad5542 and any microwire - compatible device. serial data is shifted out on the falling edge of the serial clock and into the ad5541/ ad5542 on the rising edge of the serial clock. no glue logic is required because the dac clo cks data into the input shift register on the rising edge. din sclk so sclk ad5541/ ad5542* microwire* *additiona l pins omitted for clarit y . 07557-027 cs cs figure 27 . ad5541/ad5542 to microwire interface ad5541/ad5542 to 80c 51/80l51 interface a serial interface between the ad5541/ad5542 and the 80c51/ 80l51 microcontroller i s shown in figure 28 . txd of the micro - controller drives the sclk of the ad5541/ad5542, and rxd drives the serial data line of the dac. p3.3 is a bit programmable pin on the serial port that is used to drive cs . the 80c51/80l51 provide the lsb first, whereas the ad5541/ ad5542 expects the msb of the 16 - bit word first. care should be taken to ensure the transmit routine takes this into account. when data is to be transmitted to the dac, p3.3 is taken low. data on r xd is valid on the falling edge of txd, so the clock must be inverted as the dac clocks data into the input shift register on the rising edge of the serial clock. the 80c51/80l51 transmit data in 8 - bit bytes with only eight falling clock edges occurring in the transmit cycle. as the dac requires a 16 - bit word, p3.3 must be left low after the first eight bits are transferred , and brought high after the second byte is transferred. ldac on the ad5542 can also be controlled by the 80c51/ 80l51 serial port output by using another bit programmable pin, p3.4. ldac** cs din sclk p3.4 p3.3 rxd txd ad5541/ ad5542* 80c51/ 80l51* *additiona l pins omitted for clarit y . **ad5542 on l y . 07557-028 figure 28 . ad5541/ad5542 to 80c51/80l51 interface
data sheet ad5541/ad5542 rev. f | page 15 of 20 applications information optocoupler i nterface the digital inputs of the ad5541/ad5542 are schmitt - triggered so that they can accept slow transitions on the digital input lines. this makes these parts ideal for industrial applications where it may be necessary to isolate the dac from the controller via optocouplers. figure 29 illustrates s uch an interface. 10k? 10f 0.1f v dd v out v dd sclk power 10k? v dd cs cs din gnd sclk 10k? v dd din 5v regul a t or ad5541/ad5542 07557-029 figure 29 . ad5541/ad5542 in an optocoupler interface decoding multiple ad 5541/ad5542 s the cs pin of the ad5541/ad5542 can be used to select one of a number of dacs. all devices receive the sa me serial clock and serial data, but only one device receive s the cs signal at any one time. the dac addressed is determined by the decoder. there is some digital feedthrough from the digital input lines. using a burst clock minimize s the effects of digital feedthrough on the analog signal channels. figure 30 shows a typical circuit. ad5541/ad5542 cs din sclk v out ad5541/ad5542 cs din sclk v out ad5541/ad5542 cs din sclk v out ad5541/ad5542 cs din sclk v out v dd dgnd en coded address sclk din enable decoder 07557-030 figure 30 . addressing multiple ad5541/ad5542s
ad5541/ad5542 data sheet rev. f | page 16 of 20 outline dimensions controlling dimensions are in millime ters; inch dimens ions (in p arenthes es) are rounde d-o ff mill imet er equiv alents for refer ence onl y a nd are not appropria te for use in desig n. compl ian t t o jedec st andar ds ms- 01 2-a a 012407-a 0.25 (0.0098) 0.17 (0.00 67) 1.27 (0.0500) 0.40 ( 0.0 157 ) 0.50 (0.01 96) 0.25 (0.009 9) 45 8 0 1.7 5 (0. 068 8) 1.35 (0.0532) sea ting pla ne 0.25 (0.00 98) 0 .10 (0.0040) 4 1 8 5 5.00 (0.19 68) 4.8 0 (0. 1890) 4.00 (0.15 74) 3.80 (0. 149 7) 1.2 7 (0. 050 0) bsc 6.20 (0.24 41) 5.80 (0.2284) 0.51 (0.0201) 0.31 (0 .0122 ) copla nar ity 0.10 figure 31 . 8- lead s tandard small outline package [soic_n] narrow body (r - 8) dimensions shown in millimeters and ( inches ) controlling dimensions are in millimeters; inch dimensions (in p arentheses) are rounded-off millimeter equi v alents for reference on l y and are not appropri a te for use in design. compliant t o jedec s t andards ms-012-ab 060606- a 14 8 7 1 6.20 (0.2441) 5.80 (0.2283) 4.00 (0.1575) 3.80 (0.1496) 8.75 (0.3445) 8.55 (0.3366) 1.27 (0.0500) bsc sea ting plane 0.25 (0.0098) 0.10 (0.0039) 0.51 (0.0201) 0.31 (0.0122) 1.75 (0.0689) 1.35 (0.0531) 0.50 (0.0197) 0.25 (0.0098) 1.27 (0.0500) 0.40 (0.0157) 0.25 (0.0098) 0.17 (0.0067) coplanarit y 0.10 8 0 45 figure 32 . 14 - lead s tandard small o utline package [soic_n] narrow body (r - 14) dimensions shown in millimeters and (i nches)
data sheet ad5541/ad5542 rev. f | page 17 of 20 ordering guide model 1 inl dnl temperature range package description package option ad5541cr 1 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541cr z 1 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541crz - reel7 1 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541lr 1 lsb 1 lsb 0c to 70 c 8 - lead soic_n r -8 ad5541lr - reel7 1 lsb 1 lsb 0c to 70 c 8 - lead soic_n r -8 ad5541lr z 1 lsb 1 lsb 0c to 70 c 8 - lead soic_n r -8 ad5541lr z - reel7 1 lsb 1 lsb 0c to 70 c 8 - lead soic_n r -8 ad5541br 2 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541br z 2 lsb 1 lsb ?40c to + 85 c 8 - lead soic_n r -8 ad5541br z - reel 2 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541jr 2 lsb 1.5 lsb 0 c to 70 c 8 - lead soic_n r -8 ad5541jr - reel7 2 lsb 1.5 lsb 0 c to 70 c 8 - lead soic_n r -8 ad5541jr z 2 lsb 1.5 lsb 0 c to 70 c 8 - lead soic_n r - 8 ad5541jr z - reel7 2 lsb 1.5 lsb 0 c to 70 c 8 - lead soic_n r -8 ad5541ar 4 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541ar - reel7 4 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541ar z 4 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad5541ar z - reel7 4 lsb 1 lsb ?40c to +85 c 8 - lead soic_n r -8 ad554 2 cr 1 lsb 1 lsb ?40c to +85 c 14- lead soic_n r -14 ad554 2cr - reel7 1 lsb 1 lsb ?40c to +85 c 14- lead soic_n r -14 ad554 2crz 1 lsb 1 lsb ?40 c to +85 c 14- lead soic_n r -14 ad554 2crz - reel7 1 lsb 1 lsb ?40c to +85 c 14- lead soic_n r -14 ad554 2 lr 1 lsb 1 lsb 0c to 70 c 14- lead soic_n r -14 ad554 2lrz 1 lsb 1 lsb 0c to 70 c 14- lead soic_n r -14 ad554 2 br 2 lsb 1 lsb ?40c t o +85 c 14- lead soic_n r -14 ad554 2 br z 2 lsb 1 lsb ?40c to +85 c 14- lead soic_n r -14 ad554 2 br z - reel7 2 lsb 1 lsb ?40c to +85 c 14 - lead soic_n r - 14 ad554 2 jr 2 lsb 1.5 lsb 0 c to 70 c 14- lead soic_n r -14 ad554 2 jr - reel7 2 lsb 1.5 lsb 0 c to 70 c 14- lead soic_n r -14 ad554 2 jr z 2 lsb 1.5 lsb 0 c to 70 c 14- lead soic_n r -14 ad554 2 jr z - reel7 2 lsb 1.5 lsb 0 c to 70 c 14- lead soic_n r -14 ad554 2 ar 4 lsb 1 lsb ?40c to +85 c 14- lead soic_n r -14 ad554 2ar - reel7 4 lsb 1 l sb ?40c to +85 c 14- lead soic_n r -14 ad554 2 ar z 4 lsb 1 lsb ?40c to +85 c 14- lead soic_n r -14 ad554 2arz - reel7 4 lsb 1 lsb ?40c to +85 c 14- lead soic_n r -14 eval - ad5541/42ebz evaluation board 1 z = rohs compliant part.
ad5541/ad5542 data sheet rev. f | page 18 of 20 notes
data sheet ad5541/ad5542 rev. f | page 19 of 20 notes
ad5541/ad5542 data sheet rev. f | page 20 of 20 notes ? 1999 C 2012 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. d07557 - 0 - 3/12(f)

▲Up To Search▲

Price & Availability of AD5541CRZ-REEL7

	To Download AD5541CRZ-REEL7 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .